JPH021459B2 - - Google Patents
Info
- Publication number
- JPH021459B2 JPH021459B2 JP57214753A JP21475382A JPH021459B2 JP H021459 B2 JPH021459 B2 JP H021459B2 JP 57214753 A JP57214753 A JP 57214753A JP 21475382 A JP21475382 A JP 21475382A JP H021459 B2 JPH021459 B2 JP H021459B2
- Authority
- JP
- Japan
- Prior art keywords
- input
- output
- gate
- frequency
- coupled
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000000926 separation method Methods 0.000 claims description 16
- 238000009499 grossing Methods 0.000 claims description 6
- 238000002955 isolation Methods 0.000 claims description 4
- 230000003247 decreasing effect Effects 0.000 claims description 2
- 230000005669 field effect Effects 0.000 claims description 2
- 238000007599 discharging Methods 0.000 claims 1
- 238000005516 engineering process Methods 0.000 claims 1
- 230000015556 catabolic process Effects 0.000 description 3
- 238000010586 diagram Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 230000010355 oscillation Effects 0.000 description 2
- 239000002131 composite material Substances 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 238000001308 synthesis method Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/183—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
- H03L7/191—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number using at least two different signals from the frequency divider or the counter for determining the time difference
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S331/00—Oscillators
- Y10S331/02—Phase locked loop having lock indicating or detecting means
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| EP81110300A EP0081598B1 (de) | 1981-12-10 | 1981-12-10 | Digitale Phasen/Frequenzregelschaltung |
| EP81110300.1 | 1981-12-10 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58150331A JPS58150331A (ja) | 1983-09-07 |
| JPH021459B2 true JPH021459B2 (en]) | 1990-01-11 |
Family
ID=8188062
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57214753A Granted JPS58150331A (ja) | 1981-12-10 | 1982-12-09 | デジタル位相／周波数制御回路 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US4517529A (en]) |
| EP (1) | EP0081598B1 (en]) |
| JP (1) | JPS58150331A (en]) |
| DE (1) | DE3170205D1 (en]) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4890072A (en) * | 1988-02-03 | 1989-12-26 | Motorola, Inc. | Phase locked loop having a fast lock current reduction and clamping circuit |
| DE3909200C2 (de) * | 1989-03-21 | 1995-02-09 | Hella Kg Hueck & Co | Einrichtungen zur Taktsignalaufbereitung für eine taktgesteuerte Schaltungsanordnung |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3701039A (en) * | 1968-10-28 | 1972-10-24 | Ibm | Random binary data signal frequency and phase compensation circuit |
| US4138650A (en) * | 1972-05-15 | 1979-02-06 | Anderson Scott K | Phase lock loop |
| GB1481786A (en) * | 1974-09-13 | 1977-08-03 | Farnell Instr Ltd | Frequency control circuits |
| US3988696A (en) * | 1975-11-28 | 1976-10-26 | The Bendix Corporation | Phase lock detector for digital frequency synthesizer |
| JPS5273659A (en) * | 1975-12-16 | 1977-06-20 | Sanyo Electric Co Ltd | Frequency synthesizer |
| US4151473A (en) * | 1977-11-18 | 1979-04-24 | Harris Corporation | Phase detector circuit |
| DE2856211A1 (de) * | 1978-12-27 | 1980-07-03 | Licentia Gmbh | Digitale phasenregelschaltung mit einer hilfsschaltung |
| DE2932049A1 (de) * | 1979-08-07 | 1981-02-12 | Rohde & Schwarz | Frequenz- und phasengeregelter hochfrequenzoszillator |
-
1981
- 1981-12-10 DE DE8181110300T patent/DE3170205D1/de not_active Expired
- 1981-12-10 EP EP81110300A patent/EP0081598B1/de not_active Expired
-
1982
- 1982-11-16 US US06/442,056 patent/US4517529A/en not_active Expired - Fee Related
- 1982-12-09 JP JP57214753A patent/JPS58150331A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| EP0081598A1 (de) | 1983-06-22 |
| JPS58150331A (ja) | 1983-09-07 |
| EP0081598B1 (de) | 1985-04-24 |
| US4517529A (en) | 1985-05-14 |
| DE3170205D1 (en) | 1985-05-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0342626B1 (en) | Voltage controlled oscillator circuit | |
| US5686864A (en) | Method and apparatus for controlling a voltage controlled oscillator tuning range in a frequency synthesizer | |
| KR940005934B1 (ko) | 위상차 검출회로 | |
| US5581214A (en) | Phase-locked loop circuit | |
| US20030090327A1 (en) | High-speed and high-precision phase locked loop | |
| US4394778A (en) | Tuning control apparatus of receiver | |
| US10886928B2 (en) | Fast phase frequency detector | |
| US5315623A (en) | Dual mode phase-locked loop | |
| KR100296207B1 (ko) | 안정된위상변별기를갖는위상동기루프 | |
| US4654604A (en) | Frequency controlled oscillator utilizing an U/D counter in the feedback | |
| US6794946B2 (en) | Frequency acquisition for data recovery loops | |
| US4320530A (en) | Channel selecting apparatus employing frequency synthesizer | |
| US5339278A (en) | Method and apparatus for standby recovery in a phase locked loop | |
| JPH021459B2 (en]) | ||
| GB2268647A (en) | Voltage controlled oscillator using capacitor charging/discharging. | |
| JP2002118461A (ja) | Ｐｌｌ回路 | |
| JPH06187063A (ja) | 半導体装置 | |
| US20030214330A1 (en) | Phase-locked loop circuit | |
| DE69129316T2 (de) | Phasenregelschleife | |
| US4271528A (en) | Variable pulse tuning system | |
| KR950008483B1 (ko) | 위상 폐쇄 루프주파수 신서싸이저 회로 | |
| JPS6123883Y2 (en]) | ||
| JPS631484Y2 (en]) | ||
| JPH07154144A (ja) | 発振回路 | |
| JP2002111493A (ja) | Ｐｌｌ回路 |